

nr. 3(20) preł
4(21)

PRACE
Instytutu
Maszyn
Matematycznych
PAN



P. 2224 | 64

Praca A 3 (20)

**AUTOMATIC SELECTION CHECK
OF A MAGNETIC CORE MEMORY**

by Jerzy DAŃDA

PRACE

Institutu Maszyn Matematycznych
Polskiej Akademii Nauk



P.2224 | 64

T. II Praca A 3/20/

AUTOMATIC SELECTION CHECK
OF A MAGNETIC CORE MEMORY

by Jerzy DAŃDA

Warszawa 1964

Copyright © 1964 - by Instytut Maszyn Matematycznych, Warszawa
Wszelkie prawa zastrzeżone

19427/64 5,002
K o m i t e t R e d a k c y j n y

Leon ŁUKASZEWICZ /redaktor/, Antoni MAZURKIEWICZ,
Tomasz PIETRZYKOWSKI /z-ca redaktora/, Dorota PRAWDZIC,
Zdzisław WRZESZCZ

Redaktor działowy: Andrzej KOJEMSKI.

Sekretarz redakcji: Romana NITKOWSKA.

Adres redakcji: Warszawa, Koszykowa 79, tel. 28-37-29

Instytut Maszyn Matematycznych PAN
Praca A 3/20/
© 1964.03

621.374.001.573:681.14-523.8

AUTOMATIC SELECTION CHECK
OF A MAGNETIC CORE MEMORY

by Jerzy DAŃDA

Received December 3th 1962

An automatic error detecting system for a linear selection memory is described. The system checks decoding operations of memory addressing circuits. The idea involved is to encode the one-out-of-M code used on core array inputs back to the binary code. The latter and the original binary code fed on address inputs are compared and discrepancies detected. Reliable components used in the encoder, being part of the checking system, ensure the majority of detected errors to be true errors of the addressing circuits.

The subject of the paper is an automatic check of addressing circuitry of a linear selection memory.

The addressing circuitry is this part of the memory which selects memory locations transforming signals fed to the address inputs and driving core array by word current-pulses of proper amplitude and timing.

The core array of linear selection memory is a rectangular core matrix with M rows and N columns. Rows correspond to memory locations /words/ and columns - to positions /bits/ of words.

In the majority of memories the address of each memory location is determined by a binary code fed to the memory by signals appearing on K address inputs. This enables the selection of one-out-

of-M locations. Usually, for the economy of the decoding elements such a M is chosen that

$$M = 2^K$$

is satisfied by natural K's.

The operation of the addressing circuitry /mostly consisting of address register, decoding matrices, amplifiers, selection elements and current drivers should be considered from two points of view^{*)}

1. information processing or performed logic operations which may be described adequately in terms of boolean expressions;
2. signal processing where such operations as amplification, pulse stretching, pulse reshaping etc. are involved.

Concerning point 1, addressing circuits convert the binary code used on address inputs into the one-out-of-M code, used on the core array inputs.

Concerning point 2, addressing circuits transform the signals on address inputs from the standard form into that of word-drive current-pulses with the amplitudes and timing needed to switchover magnetic cores.

In order to increase the reliability of the memory by means of an automatic selection check both information and signal processing should be checked.

The reliability of the checking circuitry should be significantly greater than that of the checked circuitry, in order to obtain a negligible number of checking circuitry errors.

The check of the correctness of code transformation being the main technical problem, may be realized at least by two methods /I,II/. Although they may be reduced to a more general way, they are worth being considered separately.

* As regards p.1 and 2 it is worth while to emphasize that the signal processing in the memory circuitry predominates over the signal processing in other units /such as arithmetic and control units/, where the information standard representation in principle does not change during all logic operations.

Method I consists in converting the one-out-of-M code used on the array inputs back to the binary code by means of an appropriate encoder, and comparing it with the original code on address inputs. This is achieved by a parallel comparator included in the checking circuitry /refer to fig.1/.




Fig. 1. Check circuitry /Method I/

This method enables us to detect any error which may appear in the addressing circuitry, consisting in:

- lack of pulse on whichever of the outputs $a_0, a_1 \dots a_{M-1}$,
- simultaneous appearing of pulses on 2, 3, ..., M outputs,
- lack of pulse on the selected output, and appearing of pulses on 1, 2, 3, ..., M-1 outputs.

This however, requires the following assumptions to be satisfied:

1. The check circuitry built as in fig. 2 is fully errorless.
2. Outputs a_l of the addressing circuitry are described as below by M functions of r_j inputs:

$$a_l = f_l(r_{K-1}, r_{K-2}, \dots, r_j, r_1, r_0) \quad \text{where } l = 0, 1, \dots, M-1$$

is

$$a_l = 1 \quad \text{for } l = \sum_{j=0}^{K-1} r_j \cdot 2^j$$

$$a_l = 0 \quad \text{for } l \neq \sum_{j=0}^{K-1} r_j \cdot 2^j$$

It is easy to satisfy assumption 2. As a matter of fact, the very same functions describe the operation of the majority of addressing circuitry. However, it is practically impossible to satisfy the first assumption, as a fully reliable circuitry does not exist. It is even difficult to satisfy an easier condition postulating a number of check circuitry errors, small as compared to the number of those of an addressing circuitry, because the complexity of the checking circuitry for method I would reach that of the checked circuitry.

The check circuitry of this type /refer to fig. 2/ consists of K NOT elements /'N'/ which supply the variable \bar{r}_j , $2K$ EXCLUSIVE-OR elements /'⊕'/, and $2K$ OR-GATES /'+'/ each having $\frac{M-1}{2}$ inputs. OR-GATES form the encoder.

The error signal appears on the output of the OR-GATE, the arguments of which are outputs of EXCLUSIVE-OR elements.

According to the logic diagram /fig. 2/ the error signal b_j for j -th binary position of the address is the following

$$b_j = (r_j \oplus c_j) + (\bar{r}_j \oplus \bar{c}_j).$$




Fig. 2. The fragment of check circuitry logic diagram

It is worth while to notice that use has been made of assumption on errorless operation of checking circuitry, taking out of four possible combinations /refer to table 1/ two only complementing combinations of variables r_j, \bar{r}_j .

Table 1

r_j	\bar{r}_j	c_j	\bar{c}_j	b_j
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1

It may be proved that any error which may appear in addressing circuitry, causes such a state of c_j, \bar{c}_j that it is signalized as an error, at least on one of the outputs b_j . As the error signal is a logical sum of the outputs b_j , every error is signalized.

In spite of the great reliability of the encoder, due to an extensive use of magnetic cores for its construction, the significance of the checking circuitry /Method I/ is rather theoretical, as, besides the encoder, it would contain a great number of other circuits, the reliability of which would be comparable to that of the addressing circuits.

Therefore, assumption 1 cannot be even approximately satisfied. In this context it is purposeful to seek for another method.

The solution can be found by means of reducing the check circuitry tasks, i.e. to require the detection of only most probable errors. This would permit to use a smaller number of checking circuitry elements and to reach the proper reliability.

As regards the checking of the address circuitry operation this principle can be realized by means of Method II as follows. A redundant code is to be used on the address inputs. The set of all

2^K memory locations ought to be divided into subsets in a determined way. While sending an address to the K address inputs, the encoded information determines the subset to which the above mentioned address belongs. This information is fed simultaneously /or with moderate delay/ by the computer on the D redundant positions of the code. Errors caused by the selection of a word from an inappropriate subset which is due to a faulty operation of the address circuits, are those detected by Method II.

The simplest example of such a check is the parity check of the address. The set of memory locations is divided into two subsets. One of them contains all memory locations corresponding to addresses with even numbers of ONE's, the second one to those with odd numbers of ONE's. One additional position in the code ($D = 1$) is sufficient to transfer information as to which subset the actual address belongs.

Obviously, this method may be extended, for instance, addresses may be divided into subsets having addresses containing the same amount /1, 2, 3, 4 ... and so on/ of ONE's. D redundant positions permit to divide all memory locations into not more than 2^D subsets. When choosing D , depending upon the need, the circuitry may be adjusted to the required efficiency of checking. It is therefore an elastic method using technical means according to the assumed efficiency. In fig. 3 the block diagram of the check circuitry /Method II/ is presented.

Conversely to Method I, this method permits to detect only a part of the errors.

Method II is efficient if every subset contains only addresses with small probability of their mutual transition or in other words if a faulty operation of the address circuits most probably cause a word selection from another subset. It is evident that the probability distribution of deformation of the decoding algorithm determines the best division to be chosen which ensures the efficiency of error detection. This distribution is due to the operating experience, or it may be evaluated on the basis of qualitative analysis of the circuits. An effective encoding of information on the address assignment to a subset is chiefly possible only if the num-

ber of error types is small. On the other hand it is worth while emphasizing that the constructor may somehow influence the probability distribution of the types of errors, for instance by changing the dividing of circuits in the plug-in units. This is the case when intermittent errors caused by connectors are a problem.




Fig. 3. Block diagram of check circuitry /Method II/.

Summarizing, the construction of the checked circuitry and that of the checking circuitry should mutually influence one another, this resulting in a system the errors of which are easy to be detected.

An essential constructional problem appearing in both checking circuits /Method I and II/ is to build reliable multiargument or-gates /of several hundred arguments/. A great amount of arguments and the current-source signals on the inputs of or-gates disqualify the most popular diode realization. The solution which satisfies both requirements very well, uses non-linearity of rectangular hysteresis loop cores. This consists in adjoining one additional core to each word line. While selecting a word line, the additional core is switched over and output pulses induced in reading wires. Each or-gate is made by one separate reading wire. Each reading wire is threaded only through additional cores of these word lines which are arguments of the very or-gate. A reading amplifier connected to each wire, amplifies and standardizes signals. The circuit diagram of the solution is shown in fig. 4. In fig. 5 a fragment of the encoder plate used in the PAO 4096/28 memory [3] is presented. Referring to fig. 5 there are only two reading wires as in the memory the II-nd method II of the check has been applied in its simplest version, performing the parity check. Contacts visible in the bottom part of fig. 5 serve to check the word-line current by means of voltage measurement on the inserted resistance /0,3 Ω /. They are used because of the prototype character of the memory.




Fig. 4. Circuit diagram of a part of the checking circuitry /with magnetic cores/.




Fig. 5. The fragment of the encoder plate.




Fig. 6a. Word-line current.
Vert. scale 100 mA/div.




Fig. 6b. Checking-core output
signal.
Vert. scale 50 mV/div.
Horizontal scale
0,5 μ s/div.

The current waveform in the word-line is shown in the oscillogram, fig. 6a, which was done by means of a four-fold superimposing of current pulses, twice for a full-selected word line and twice when the magnetic-switch core driving the word line was half selected. A great uniformity of the current waveforms as well as a good selection ratio are quite evident. Fig. 6b presents the voltage response of the checking core in the full-selected line.

It is worth noticing that the construction of a multiargument or-gate used in a check circuitry may also be used to realize permanent storage oombined with a working memory. One more additional core should be placed in each word line for this purpose. Each reading wire representing one binary position of the word is threaded only through those cores where ONE's are to be stored.

Such a solution is very similar to the construction of the permanent storage PAS-2 described in [1] and [2]. It has the virtue of using the address circuits of the working memory. The reading amplifiers are the only additional equipment. Moreover, the troublesome procedure of noise compensation from half-selected cores might be omitted because of the linear selection applied instead of the coincident-current selection.

References

1. LUKASZEWICZ L.: Permanent Ferrite Core Storage, Prace ZAM, Warsaw 1960:A4.
2. BOLIŃSKI R.: Permanent storage PAS-2, Prace IMM, Warsaw 1963:B2/15/.
3. DANDA J.: Ferrite Core Operational Memory, Report IMM, T-OF-27-D, Warsaw 1963.

BIBLIOTEKA GŁÓWNA
Politechniki Śląskiej

P

2224/64

A

3 (20)